Abstract -A graphical representation of a simple MOST model is given for the analysis of analog MOS circuits operating in strong inversion. It visualizes the principles of signal processing techniques depending on the characteristics of an MOS transistor. Several linearization techniques as well as a multiplying principle become transparent at the hand of the graphical representation. In the examples special attention is focused on continuous-time filter techniques. The basics of MOSFET-C continuoustime filters and CMOS square-law circuits are explained using the graphical MOST characteristics representation.
I. INTRODUCTION
ECENTLY a number of papers have been published R on continuous-time analog CMOS signal processing
[1]- [9] . In contrast to discrete-time analog signal processing circuits, such circuits are free from Nyquist constraints, have no switching noise (as in switched capacitor circuits), have no noise aliasing into the baseband, and do not need antialiasing or smoothing filters.
There is a special need for linear conductances and/or transconductances in continuous-time filter applications. Realization of these basic devices in CMOS demands linearization techniques. The design of such circuits requires a good understanding of the operation of an MOS transistor. Good simulation tools are needed for an accurate quantitative analysis, but a handy MOST model is indispensable for creative circuit design and qualitative analysis. A graphical representation of the relationshps between voltages and currents in an MOS transistor or circuit can be of great help.
The graphical representation method which will be used here has been described more comprehensively in [ll] . It was developed at the University of Twente and has been used successfully for more than ten years in teaching courses in Twente as well as at the UniversitC Catholique de Louvain (Belgium). At the latter university considerable effort has been expended in applying the model to static and dynamic logic circuits [ll] . It has now been adopted by several European universities. In t h s paper we will show how the graphcal representation method can be used for the analysis of recently published continuous-time analog CMOS signal processing circuits [1]- [9] .
In continuous-time CMOS filters, linearization techniques can be roughly divided into two categories, One way is linearization of the MOST channel conduction in the linear mode, leading to the so-called MOSFET-C filters [l] . The other involves CMOS square-law circuits, in which the quadratic dependence of the drain current on the gate-source voltage is used [2] . First, in Section 11, we will explain the graphcal representation method, and in Section I11 its merits and shortcomings are discussed. Then in Section IV a number of examples are given of the application of the graphical representation method to MOSFET-C filter circuits and to square-law circuits. Section V presents the conclusions.
SIMPLE MOST MODEL AND THE

GRAPHICAL REPRESENTATION
In this section we explain briefly a graphical representation method for the operation of the MOS transistor, based on a simple MOST model. The model describes the drain current of an MOS transistor operating in strong inversion as a function of the four terminal voltages. In the model all voltages are referred to the substrate potential instead of the source potential, yielding a more integrated circuit oriented model. Moreover, in this way the symmetry between source and drain is emphasized, both in the expressions and in the graphical representation.
Consider Fig. 1 , which shows a cross section of an MOS transistor. For purposes of clarity, we will confine the explanation to n-channel MOS transistors, but the model applies equally well for p-channel MOST'S. We will start by defining the channel voltage V,( x ) at a certain position x in the channel. This channel voltage V,(x) is an imaginary voltage which varies along the channel from the
It can be seen as the voltage in the channel at position x as similar doping profile and metal contacts as the source and Manuscript received October 26, 1988; revised January 26, 1989 
with
c o x internal substrate potential, depletion layer charge density, gate oxide capacitance per unit area,
and IAQ,"(vc>l= lQ,"(Vc> -Q,"(o>I.
The first-order MOST model used in many classical MOST textbooks neglects the increase in depletion charge with increasing source-substrate voltage (i.e., assuming AQ," = 0). Here we will assume a linear increase of the depletion charge with increasing channel-substrate voltage (i.e., assuming a constant depletion capacitance). Thus (1) can be written as
with and
This yields a much better approximation without adding too much computational complexity. In modern processes a is between 1.05 and 1.35.
Equation ( 
In Fig Apart from a factor -Cox, this represents the inversion charge density QF at this point in the channel (see (4)). The channel saturates at the point where the inversion charge density just becomes zero. In the figure this is the crossing of the horizontal line and the V,( V,) characteristic, indicated on the x axis by Vc,sat.
The current at an arbitrary location x in the channel is proportional to the local channel charge density Q,", the electron mobility p, the local field along the channel dV,/dx, and the channel width W As the current is constant along the channel, integration from source to drain leads to the following equation: Hence, the shaded area equals the integral of (V, -VT( V,)) from V, to V,. So, apart from the factor pC,,W/L, the shaded area equals the total amount of drain current. In the linear region (V, < V,,,,,), the shaded area is trapezoidal ( Fig. 3(a) ), whereas in the saturated region ( V, > V,,sat), V , , , , , should be taken as the upper bound and the shaded area becomes triangular ( Fig. 3(b) ).
By substituting ( 2 ) into (7) we can evaluate the drain current analytically as a function of the terminal voltages. In the linear region t h s leads to
Expression (9) clearly shows the symmetry of the device between source and drain. The drain current is written as a difference of two quadratic expressions. Graphically, this is represented as a difference of the areas of two triangles, respectively ABC and A'B'C in Fig. 3 (a). For VD > VC,,,,(VG) the channel pinches off at a channel voltage V,,,,,(VG> and with substitution of (3) into (9), the latter expression reduces to
Graphically the area of the triangle A'B'C reduces to zero and only one triangle remains ( A B C in Fig. 3(b) ). If we substitute a = 1 into (8) and (ll), the expressions reduce to the classical first-order MOST model [IO] .
MERITS AND SHORTCOMINGS OF THE MODEL
The graphical representation comprises the dependence of the drain current on all terminal voltages. The effect of a change in one of the terminal voltages is clearly visualized.
The symmetry of the device between source and drain is also strikingly clear. It is easy to see that interchanging source and drain terminals has no effect on its behavior (but we have to keep in mind how we defined the drain current; if source and drain are interchanged, the trapezoidal surface represents the negative value of the drain current !).
As the body effect is included we can study its influence on the behavior of our circuits. Note that, without linearizing the V,(V,) characteristic as is done in (2), the same graphcal representation may be used. Analytically, t h s would lead to very complicated expressions. Using the graphcal representation we are also able to gain insight into the effects of the nonlinearity of the V, ( V,) characteristic.
It is also easy to see when the transistor becomes saturated. However, the dependence of the drain current in saturation on the drain voltage cannot be modeled in this way. So no channel-shortening, static feedback, or other drain-dependent effects on the saturated drain current are included.
As the surface in the graphcal representation has to be multiplied by the current factor K (equation (10)) to obtain the actual drain current, the voltage dependence of the K factor is also not included in the model. This means that the effects of mobility reduction cannot be studied in this way. 
IV. EXAMPLES OF.THE USE OF THE GRAPHICAL REPRESENTATION
In this section we will show how the graphical representation can be used to gain insight into the operation of MOS circuits. First several linearization techniques will be explained, both in the linear regon (the MOSFET-C filters), and in the saturated regon (the square-law circuits). From the latter class of circuits we will also deal with the functioning of a nonlinear circuit, a multiplier.
A. MOSFET-C Filters
Tsividis et al. [l] , [3] have replaced the resistors in active R C filters by MOS transistors operating in the linear mode. Several linearization techniques are reported. In [l] , eight different ways of linearization are shown. Six of them will be illustrated here. For a description of the basic circuits and their filter applications, we refer to the abovementioned works.
Consider the MOST resistor in Fig. 4(a) (fig. 6 (a) in [l] ). The resistance value of such a transistor is controlled electronically via the gate voltage VG. A signal V, is applied to the drain terminal and -V, to the source terminal. The signal voltages are referred to a common bias voltage V,. The graphical representation is shown in Fig.  4(b) . Both the horizontal and the vertical axis show voltages within the circuit ranging from zero to V, , . The line with slope 1 may be used to convert voltages of the source and drain terminals on the horizontal axis to gate voltages along the vertical axis and vice versa. The line with slope a and intersecting the vertical axis at Vro is the V,(V,) characteristic. The vertical line intersecting the horizontal axis at V, represents the level at which the transistor is biased, whereas the horizontal line intersecting the vertical axis at V, represents the gate voltage. The shaded area represents the current flowing in the device. As can easily be seen, this area equals 2V,[ VG -VT( V,)] and the equivalent conductance becomes
Under the applied signal conditions, the device is clearly linear, as the conductance is signal independent. This can also be understood by realizing that the small triangle at the left of V, just fits in the triangle at the right of V,, yielding a rectangle with a height of [V, -V,(V,)] and a width of 2Vx. The graphical representation of the voltages and currents in the way shown in Fig. 4(b) not only clarifies the linearization technique but also yields insight into the mutual relations of the voltages present in the circuit. It shows that, for a large voltage swing capability, V, has to be chosen high, almost at V,, (but a little headroom is needed for tuning). It also shows that the bias voltage V, can best be chosen at 0.5*Vc,,,, and that the maximum signal amplitude equals V,. Note that for V, < 0 the current changes sign and the shaded area represents the negative drain current. This does not change any of the above conclusions. It demonstrates the symmetry of the MOST for source and drain electrodes.
A more practical solution for a linear MOST conductance is the cancellation of nonlinearities by a fully balanced differential approach, as represented in Fig. 5(a)  (fig. 6(b) in [l] ). Two arbitrary signal voltages V, and V, are applied to the source and the drain terminals of an MOS transistor. An equally designed MOS transistor with an equal gate voltage is supplied with voltages -V, and -V,. The difference in the currents ( I -I') is supposed to be linear with (V, -V,) [l] . T h s is visualized in Fig. 5(b) . Again a bias voltage V, is chosen. The signal voltages V, and V, are referred to V,. As in the above examples the drain currents are proportional to the shaded area in the figure. We have to realize, however, that the source and drain voltages of the lower transistor are interchanged, which means that the left shaded area is proportional to -Z'. The current difference ( I -Z') is thus represented by the sum of the shaded areas. The trapezoidal surface A'B'C'D' just fits in the trapezoidal ABCD, if it is turned over 180" (as indicated by the arrow in Fig. 5(b) ). The sum of the shaded areas now consists of two rectangles with height (V, -V,( V,)) and width ( V , -V,) and equals 2( V, -V,)( V, -V,( V,)). As the height is constant, a linear (signal-independent) conductance according to (12) is obtained.
A third solution is shown in Fig. 6(a) (fig. 6 (c) in [l] , also used in [3]). In Fig. 6(b) , the drain current I of the upper transistor is represented by the trapezoidal area EFCD, whereas the drain current I' of the lower transistor is represented by the trapezoidal ABCD. The signal current is the difference ( I ' -I ) and is therefore represented by the shaded trapezoidal ABFE. Comparison with the results of Fig. 4 shows that (12) again holds and that we have obtained a linear conductance. We can also see that the current efficiency of the device (i.e., the ratio of the signal current to the total current flowing in the device) will be less than 1.0, except if V, is chosen to be equal to zero. The visualizations in Figs. 4(b), 5(b), and 6(b) show that all of the above-mentioned linearization techniques rely on the linearity of the V,( V,) characteristic. Any nonlinearity in this curve will lead to distortion. The only way to circumvent this problem is to use two transistors with equal source and drain voltages, but with different gate voltages, as shown in Fig. 7(a) . The graphical representation is shown in Fig. 7(b) . The drain current I of the upper transistor is represented by trapezoidal A BCD, whereas drain current I' of the lower transistor is indicated by trapezoidal EBCF. Thus the signal current ( I -1') is represented by the (shaded) pure rectangle AEFD, with height (V,, -V,,) and width ( V , -V,). Hence the conductance may be written G,=K (V,,-V,,) .
(13)
A balanced version of this linear conductor is also presented in [l] and [4] . In the examples shown so far our model predicts a linear conductance, as would also have been predicted by a simpler model, disregarding the body effect ( a = 1). The next two examples show nonlinearity, which would not have been discovered using the model with a = 1.
In the circuit of Fig In order to obtain a linear conductance, the average height of the trapezoidal (IBA'I in Fig. 8(b) ) should be signal independent. As is shown in Fig. 8(b) , the voltage difference IBA1 equals V,, and is signal independent. Due to the body effect, however, (A'A( is not signal independent (but equals ( a -I)( V, + V , ) / 2 ) ) and hence I BA'I is not signal independent, giving rise to distortion. If a model was used with a = 1, this would not have been discovered. Fig. 9 (a) shows a circuit, whch was presented in [9] (also fig. 6 (f) in [l] ), using depletion transistors. The signal current is the sum of the shaded areas ABCD and FBCE in Fig. 9(b) . A rectangle can be obtained by turning trapezoid ABCD over 180" in the plane of the paper along the middle of BC in such a way that it fits trapezoid A'CBD'. The width of the rectangle FD'A'E thus obtained equals the signal voltage V x , whereas the height of the rectangle is equal to the sum of lFBl and IDCI. From Fig.  9(b) we can see that lFBl is equal to ( V, -VTo) and lDCl equals (V, -V,, -aV,). Hence, if a f l the height of the rectangle is not signal independent and thus distortion is introduced. Reference [9] shows that this cause of distortion can be canceled by choosing an appropriate ratio between the geometries of the transistors. In the above examples only NMOS transistors were used. Fig. 10 shows that the graphcal representation applies equally well to PMOS transistors or to a combination of P-and NMOS transistors. In the circuit of Fig. 10(a)  (fig. 6(g) in [l] ) the nonlinearity introduced by the NMOS transistors is (partly) canceled by the nonlinearity of the PMOST. Fig. 10(b) shows the graphcal representation. For the PMOST another threshold voltage curve is plotted, VTp(Vc), and the gate voltage of the PMOST is VGp. The lower trapezoidal represents the drain current of the PMOST whereas the upper trapezoidal represents the drain current of the NMOST. The sum of these (shaded) areas represents the signal current. If the slope of the V,,,(V,) curve, a p , is equal to the slope of the V,,(V,), a,, and the K factors of both transistor are designed equal (by taking a different W / L ratio), then we can see that both trapezoidals can be shfted in the vertical direction to form a rectangle with constant (i.e., signal-independent) height. If, however, a,,# a , then different K values have to be chosen for the NMOST and the PMOST to cancel the remaining distortion. As in the previous example, nonlinearity effects arising from the body effect have to be canceled by choosing a difference in the geometries of the transistors. Because the geometry ratios of transistors are based on process parameters, the success of the lineariza- vc-v, tion technique in the latter two examples suffers from dependence on process parameter variations.
B. MOST Square-Law Circuits
A different approach for analog signal processing is acheved by exploiting the square-law characteristic of a MOST in the saturated mode [2], [6] . For a MOST in saturation with source connected to substrate, the drain current of (1 1) reduces to
Two basic principles used in this class of circuits will be shown here. The first leads to linear voltage-to-current and current-to-voltage convertors and the second results in a four-quadrant multiplier.
Consider the circuit of Fig. ll Fig. ll(a) is given in Fig.  ll(b) . As the transistors operate in the saturated mode we are now working with triangles. Triangle EBD represents the drain current I , of M1 and triangle ABC represents the drain current I , of M2. Thus the output current difference is proportional to the shaded area, the trapezoidal ACDE. It is easy to see that this is a linear function of V,,, as the shaded triangle (at point D ) just fits in the triangle at point C, as indicated by the arrow, resulting in a rectangle with height Vi, and a constant width of (OS*V,,, -V,,)/a. Filter functions operating up to several 100 kHz and with a dynamic range in the order of 60 dB can be designed [5] .
Besides linear I -V and V -I converters, nonlinear circuits such as analog multipliers, current squaring, and current divider circuits have also been developed in this class currents may be written:
Substitution of (17a)-(17d) into (16) yields
As both Vinl and Vin2 may be positive as well as negative, we have obtained a four-quadrant voltage multiplier. Though the above analysis is simple and straightforward, it does not provide much insight into the operation of the multiplier. Putting the voltage-current relations into graphics yields the result shown in Fig. 12(b) . The current difference ( I , -Z,) is presented by the trapezoidal ABCD, whereas the current difference ( I , -Z3) is indicted by the trapezoidal EFGH. We can now find the output current according to (16) by shfting the trapezoidal EFGH along the VT(Vc) curve as indicated by the arrow. The output current Z , , , is now proportional to the rectangle ABF'E'. This rectangle has a height equal to Vinl and a width equal to Vin2/a, thus yielding an output current according to (18).
V. CONCLUSIONS
A simple first-order MOST model has been described. In contrast to other models, this model includes the body effect. A graphical representation of the relations between the terminal voltages and the current flowing in the device is introduced. T h s representation is very attractive for gaining insight in the functioning of circuits depending on the characteristics of an MOS transistor. Several examples have been elaborated, including MOSFET-C filter circuits and CMOS square-law circuits.
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